Drimit Link Open Standard
1 Module PHY Architecture and Direct Access Model
1 Raw Hardware Register Access
2 Memory-Mapped I/O Interface
3 Direct Peripheral Control (Optional Hub Override)